

Please type a plus sign (+) inside this box → ☐

PTO/SB/50 (4/98)  
Approved for use through 09/30/2000. OMB 0651-0033  
Patent and Trademark Office U.S. DEPARTMENT OF COMMERCE  
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

## REISSUE PATENT APPLICATION TRANSMITTAL

Address to:

**Assistant Commissioner for Patents  
Box Patent Application  
Washington, DC 20231**

Attorney Docket No.	501.34189R00
First Named Inventor	Nakamura
Original Patent Number	5,777,391
Original Patent Issue Date (Month/Day/Year)	7/7/98
Express Mail Label No.	

**APPLICATION FOR REISSUE OF:**  
(check applicable box)



Utility Patent



Design Patent



Plant Patent

### APPLICATION ELEMENTS

- ☒ \* Fee Transmittal Form (PTO/SB/56)  
(Submit an original, and a duplicate for fee processing)
- ☒ Specification and Claims (amended, if appropriate)  
(including new broadened claims)
- ☒ Drawing(s) (proposed amendments, if appropriate)
- ☐ Reissue Oath / Declaration (original or copy)  
(37 C.F.R. § 1.175)(PTO/SB/51 or 52)
- Original U.S. Patent  
☐ Offer to Surrender Original Patent (37 C.F.R. § 1.178)  
(PTO/SB/53 or PTO/SB/54)  
or  
☐ Ribbonded Original Patent Grant  
☐ Affidavit / Declaration of Loss (PTO/SB/55)
- Original U.S. Patent currently assigned?  
☒ Yes ☐ No  
(If Yes, check applicable box(es))  
☐ Written Consent of all Assignees (PTO/SB/53 or 54)  
☐ 37 C.F.R. § 3.73(b) Statement ☐ Power of Attorney

### ACCOMPANYING APPLICATION PARTS

- ☐ Foreign Priority Claim (35 U.S.C. 119)  
(if applicable)
- ☐ Information Disclosure Statement (IDS)/PTO-1449 ☐ Copies of IDS Citations
- ☐ English Translation of Reissue Oath/Declaration  
(if applicable)
- ☐ \* Small Entity Statement(s) ☐ Statement filed in prior application,  
(PTO/SB/09-12) Status still proper and desired
- ☐ Preliminary Amendment
- ☒ Return Receipt Postcard (MPEP 503)  
(Should be specifically itemized)
- ☐ Other. ....

**\* NOTE FOR ITEMS 1 & 10: IN ORDER TO BE ENTITLED TO PAY SMALL ENTITY FEES, A SMALL ENTITY STATEMENT IS REQUIRED (37 C.F.R. § 1.27), EXCEPT IF ONE FILED IN A PRIOR APPLICATION IS RELIED UPON (37 C.F.R. § 1.28).**

### 14. CORRESPONDENCE ADDRESS



Customer Number or Bar Code Label

020457


or



Correspondence address below


(Insert Customer No. or Attach bar code label here)



Name	Gregory E. Montone				
	ANTONELLI, TERRY, STOUT & KRAUS				
Address	1300 N. Seventeenth Street				
	Suite 1800				
City	Arlington	State	VA	Zip Code	22209
Country	USA	Telephone	(703) 312-6600	Fax	(703) 312-6666

NAME (Print/Type)	Gregory E. Montone	Registration No. (Attorney/Agent)	28,141
Signature		Date	7/7/00


Burden Hour Statement. This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number

REISSUE APPLICATION FEE DETERMINATION RECORD						Docket Number (Optional) 501.34189R00		
Claims as Filed - Part 1								
Claims in Patent	For	Number Filed in Reissue Application	(3) Number Extra	Small Entity		Other than a Small Entity		
				Rate	Fee	Rate	Fee	
(A) 22	Total Claims (37 CFR 1.16(j))	(B) 90	**** 68	=	x \$	=		
(C) 5	Independent Claims (37 CFR 1.16(i))	(D) 10	* 5	=	x \$	=		
Basic Fee (37 CFR 1.16(h))						\$		
Total Filing Fee						\$		
							OR \$ 2304.00	
Claims as Amended - Part 2								
	(1) Claims Remaining After Amendment		(2) Highest Number Previously Paid For	(3) Extra Claims Present	Small Entity		Other than a Small Entity	
					Rate	Fee	Rate	Fee
Total Claims (37 CFR 1.16(j))	***	MINUS	**	=	x \$	=		
Independent Claims (37 CFR 1.16(i))	***	MINUS	*****	=	x \$	=		
Total Additional Fee						\$		
							OR \$	
<p>* If the entry in (D) is less than the entry in (C), Write "0" in column 3.</p> <p>** If the "Highest Number of Total Claims Previously Paid For" is less than 20, Write "20" in this space.</p> <p>*** After any cancellation of claims</p> <p>**** If "A" is greater than 20, use (B - A); if "A" is 20 or less, use (B - 20).</p> <p>***** "Highest Number of Independent Claims Previously Paid For" or Number of Independent Claims in Patent (C).</p>								
<p><input type="checkbox"/> Please charge Deposit Account No. _____ in the amount of _____. A duplicate copy of this sheet is enclosed.</p> <p><input checked="" type="checkbox"/> The Commissioner is hereby authorized to charge any additional fees under 37 CFR 1.16 or 1.17 which may be required, or credit any overpayment to Deposit Account No. <u>01-2135</u>. A duplicate copy of this sheet is enclosed.</p> <p><input checked="" type="checkbox"/> A check in the amount of \$ <u>2304.00</u> to cover the filing / additional fee is enclosed.</p>								
<u>July 7, 2000</u> Date		 _____ Signature of Applicant, Attorney or Agent of Record						
		<u>Gregory E. Montone</u> Typed or printed name    Registration No. 28,141						

<b>REISSUE APPLICATION BY THE ASSIGNEE, OFFER TO SURRENDER PATENT</b>		Docket Number (Optional) 501.34189R00
		
This is part of the application for a reissue patent based on the original patent identified below.		
Name of Patentee(s): Atsushi Nakamura and Kunihiro Nishi		
Patent Number 5,777,391	Date Patent Issued July 7, 1998	
Title of Invention SEMICONDUCTOR DEVICE HAVING AN IMPROVED CONNECTION ARRANGEMENT BETWEEN A SEMICONDUCTOR PELLET AND BASE SUBSTRATE ELECTRODES AND A METHOD OF MANUFACTURE THEREOF		
Hitachi, Ltd. is the assignee of the entire interest in the original patent.		
I offer to surrender the original patent.		
<input checked="" type="checkbox"/> A certificate under 37 CFR 3.73(b) is attached.		
I am authorized to act on behalf of the assignee.		
I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under 18 U.S.C. 1001 and that such willful false statements may jeopardize the validity of the application, any patent issued thereon, or any patent to which this declaration is directed.		
Name of assignee Yasuo Sakuta		
Signature of person signing for assignee 		Date 9/7. 2000
Typed or printed name and title of person signing for assignee Yasuo Sakuta - Executive Managing Director		

**STATEMENT UNDER 37 CFR 3.73(b)**



Applicant/Patent Owner: Nakamura et al.

Application No./Patent No.: 5,777,391 Filed/Issue Date: July 7, 1998

SEMICONDUCTOR DEVICE HAVING AN IMPROVED CONNECTION ARRANGEMENT BETWEEN A  
Entitled: SEMICONDUCTOR PELLET AND BASE SUBSTRATE ELECTRODES AND A METHOD OF MANUFACTURE  
THEREOF

Hitachi, Ltd., a corporation

(Name of Assignee)

(Type of Assignee, e.g., corporation, partnership, university, government agency, etc.)

states that it is:

1. ☒ the assignee of the entire right, title, and interest; or

2. ☐ an assignee of an undivided part interest

in the patent application/patent identified above by virtue of either:

A. ☒ An assignment from the inventor(s) of the patent application/patent identified above. The assignment was recorded in the Patent and Trademark Office at Reel 7802, Frame 759, or for which a copy thereof is attached.

OR

B. ☐ A chain of title from the inventor(s), of the patent application/patent identified above, to the current assignee as shown below

1. From: \_\_\_\_\_ To: \_\_\_\_\_  
The document was recorded in the Patent and Trademark Office at  
Reel \_\_\_\_\_, Frame \_\_\_\_\_, or for which a copy thereof is attached

2. From: \_\_\_\_\_ To: \_\_\_\_\_  
The document was recorded in the Patent and Trademark Office at  
Reel \_\_\_\_\_, Frame \_\_\_\_\_, or for which a copy thereof is attached.

3. From: \_\_\_\_\_ To: \_\_\_\_\_  
The document was recorded in the Patent and Trademark Office at  
Reel \_\_\_\_\_, Frame \_\_\_\_\_, or for which a copy thereof is attached.

☐ Additional documents in the chain of title are listed on a supplemental sheet.

☐ Copies of assignments or other documents in the chain of title are attached.

**[NOTE:** A separate copy (i.e., the original assignment document or a true copy of the original document) must be submitted to Assignment Division in accordance with 37 CFR Part 3, if the assignment is to be recorded in the records of the PTO. See MPEP 302-302.8]

The undersigned (whose title is supplied below) is empowered to sign this statement on behalf of the assignee

9/7. 2000  
Date

Yasuo Sakuta  
Signature

Yasuo Sakuta

Typed or printed name

Executive Managing Director

Title

# SEMICONDUCTOR DEVICE HAVING AN IMPROVED CONNECTION ARRANGEMENT BETWEEN A SEMICONDUCTOR PELLET AND BASE SUBSTRATE ELECTRODES AND A METHOD OF MANUFACTURE THEREOF

## BACKGROUND OF THE INVENTION

The present invention relates to a semiconductor device and a method of manufacture thereof and more particularly to a technology effectively applied to a semiconductor device and a method of manufacture thereof, the device having a structure in which a semiconductor pellet is mounted on a pellet mounting area on the main surface of a base substrate and in which a first electrode pad on the back of the base substrate is electrically connected to an external terminal on the main surface of the semiconductor pellet.

A semiconductor device with a ball grid array (BGA) structure has been introduced as a semiconductor device having a high level of integration in the Nikkei Electronics, Feb. 28, 1994, pp. 111-117, published by Nikkei McGraw-Hill. The BGA structure of such a semiconductor device, as shown in FIG. 16 (cross section of an essential part), has a semiconductor pellet 2 mounted on a pellet mounting area of the main surface of the base substrate 1 and a plurality of bump electrodes 4 arranged in grid on the back of the base substrate 1 opposite the main surface.

The base substrate 1 may be made from a printed wiring board of two-layer wiring structure. Second electrode pads 1A are arranged in a peripheral area of the main surface of the base substrate 1 (around the pellet mounting area), while first electrode pads 1B are arranged on the back of the base substrate 1 opposite the main surface. The second electrode pads 1A are electrically connected to through-hole conductors 1C via conductors 1A<sub>1</sub> arranged on the main surface of the base substrate 1. The first electrode pads 1B are electrically connected to the through-hole conductors 1C via conductors 1B<sub>1</sub> arranged on the back of the base substrate 1.

The semiconductor pellet 2 may comprise mainly a semiconductor substrate 2B of single-crystal silicon. On the main surface of the semiconductor substrate 2B (device forming surface) is formed a logic circuit system, a memory circuit system or a combination of these. A plurality of bonding pads 2A are arranged on the main surface of the semiconductor substrate 2B. The bonding pads 2A are formed in the top of the interconnect layers formed on the main surface of the semiconductor substrate 2B.

The bonding pads 2A on the semiconductor pellet 2 are electrically connected to the second electrode pads 1A on the main surface of the base substrate 1 through bonding wires 6. In other words, the bonding pads 2A on the semiconductor pellet 2 are electrically connected to the first electrode pads 1B through the bonding wires 6, second electrode pads 1A, conductors 1A<sub>1</sub>, through-hole conductors 1C and conductors 1B<sub>1</sub>.

The semiconductor pellet 2 and the bonding wires 6 are sealed with a resin sealing body 7 formed on the main surface of the base substrate 1. The resin sealing body 7 is formed by transfer molding.

The bump electrodes 4 are electrically and mechanically connected to the surfaces of the first electrode pads 1B on the base substrate 1. The bump electrodes 4 may be formed from an alloy material, such as Pb-Sn.

The semiconductor device of such a BGA structure is mounted on a mounting board, with the bump electrodes 4 electrically and mechanically connected to electrode pads arranged on the mounting surface of the mounting board.

Another example of semiconductor device having a high circuit density is disclosed in U.S. Pat. Ser. No. 5148265, which shows a semiconductor device in which the base substrate is made from a filmlike flexible substrate. In this semiconductor device, the semiconductor pellet is mounted, with its main surface downward, on the pellet mounting area of the main surface of the base substrate made of a flexible substrate, and the bonding pads arranged on the main surface of the semiconductor pellet are electrically connected to the second electrode pads arranged on the back of the base substrate through the bonding wires. The second electrode pads on the base substrate are electrically connected to the first electrode pads on the back of the base substrate through conductors that are also arranged on the back. Bump electrodes are electrically and mechanically connected to the surfaces of the first electrode pads.

The semiconductor device of the above construction is mounted on the mounting surface of a mounting board, with its bump electrodes electrically and mechanically connected to the electrode pads arranged on the mounting surface of the mounting board.

#### SUMMARY OF THE INVENTION

In the semiconductor device with the BGA structure, as shown in FIG. 16, the second electrode pads 1A arranged on the main surface of the base substrate 1 are electrically connected through the through-hole conductors 1C to the first electrode pads 1B arranged on the back of the base substrate 1. The through-hole conductors 1C comprises a hole area formed within a through-hole in the base substrate 1 and a land area (fringe portion) formed on the main surface and back surface of the base substrate 1. The inner diameter of the through-hole may be around 0.3 mm and the outer diameter of the land area of the through-hole conductor 1C may be about 0.6 mm. The inner diameter of the through-hole and the outer diameter of the land area of the through-hole conductor 1C are set large compared to the widths of the conductors 1A<sub>1</sub> electrically connecting the second electrode pads 1A and the through-hole conductors 1C and also compared to the widths of the conductors 1B<sub>1</sub> electrically connecting the first electrode pads 1B and the through-hole conductors 1C.

The circuit systems formed on the typical semiconductor pellets 2 have tended to grow in their level of integration and the number of functions they perform. With enhanced integration and more diversified functions of the circuit system, the number of bonding pads 2A of the semiconductor pellet 2 and the number of second electrode pads 1A of the base substrate 1 increase. That is, the number of through-hole conductors 1C electrically connecting the second electrode pads 1A and the first electrode pads 1B increases as the integration and function of the circuit system are enhanced. Hence, there has been a problem that the external size of the base substrate 1 increase with the increasing number of the through-hole conductors 1C, which in turn increases the size of the semiconductor device as a whole.

There is also another problem which the inventors have considered. The intervals between the through-hole conductors formed by copper foil thick film printing, etching or electroplating techniques are greater than the intervals of the bonding pads of the semiconductor pellet formed by photolithography. For this reason, in a semiconductor device with the BGA structure, as the number of the through-hole conductors 1C increases, they are positioned outwardly away from the semiconductor pellet 2. This inevitably extends the length of the conductors 1A<sub>1</sub> electrically con-

necting the second electrode pads 1A and the through-hole conductors 1C and the length of the conductors 1B<sub>1</sub>, electrically connecting the first electrode pads 1B and the through-hole conductors 1C. This, in turn, increases inductance and reduces the operating speed of the semiconductor device.

In the semiconductor device using a flexible substrate for the base substrate, the flexible substrate may for example be formed of a polyester film or polyimide film. This flexible substrate has a small Young's modulus and is soft (low hardness) compared with a rigid substrate impregnated with epoxy resin or polyimide resin, as represented by the FR4 substrate according to the NEMA Standard. Therefore, when the bonding pads arranged on the main surface of the semiconductor pellet are connected with the second electrode pads arranged on the back of the base substrate through bonding wires, the bonding force applied to the second electrode pads is absorbed by the base substrate, preventing the bonding force and ultrasonic vibrations from being transmitted to the second electrode pads effectively. This gives rise to an apprehension that the connection strength between the bonding wires and the second electrode pads may decrease, leading to connection failures of bonding wires and reduced electric reliability of the semiconductor device.

In semiconductor devices that use a flexible substrate for the base substrate, the flexible substrate has a large thermal expansion coefficient in the planar direction and a small Young's modulus (small rigidity), which means that it is easy to bend, compared with the rigid substrate. Therefore, when the semiconductor device is mounted on the mounting surface of the mounting board, the reflow heat used during the process of mounting causes deformations to the base substrate, such as warping and twisting, which in turn reduces the flatness of the back of the base substrate with respect to the mounting surface of the mounting board, thereby lowering the mounting precision of the semiconductor device.

An object of this invention is to provide a technology that allows a reduction in the size of the semiconductor device.

Another object of this invention is to provide a technology that allows an increase in the operating speed of the semiconductor device.

Still another object of this invention is to provide a technology that can enhance electric reliability of the semiconductor device.

A further object of this invention is to provide a technology that can enhance mounting precision of the semiconductor device.

A further object of this invention is to provide a manufacturing technology for the semiconductor device that can accomplish the above objectives.

These and other objects and novel features of this invention will become apparent from the following description of this specification and the accompanying drawings.

Representative aspects of this invention may be briefly summarized as follows.

A semiconductor device in accordance with invention comprises a semiconductor pellet mounted on the pellet mounting area of the main surface of the base substrate, in which first electrode pads arranged on the back of the base substrate are electrically connected to the bonding pads on the main surface of the semiconductor pellet. The base substrate is formed of a rigid substrate, and its first electrode pads are electrically connected to second electrode pads also

arranged on the back side of the base substrate. The semiconductor pellet is mounted, with its main surface downward, on the pellet mounting area of the main surface of the base substrate, and its bonding pads are electrically connected to the second electrode pads on the base substrate through bonding wires extending through slits formed in the base substrate.

A method of manufacturing a semiconductor device is also provided, in which a semiconductor pellet is mounted on the pellet mounting area of the main surface of the base substrate and in which first electrode pads arranged on the back of the base substrate are electrically connected to the bonding pads on the main surface of the semiconductor pellet. In particular, the method includes a step of mounting the semiconductor pellet, with its main surface downward, on the pellet mounting area of the main surface of the base substrate made of a rigid substrate, and a step of connecting the bonding pads on the semiconductor pellet to the second electrode pads electrically connected to the first electrode pads of the base substrate and arranged on the back of the base substrate through bonding wires extending through slits formed in the base substrate.

According to the above construction of this invention, the bonding pads of the semiconductor pellet and the first electrode pads of the base substrate can be electrically connected through the bonding wires and the second electrode pads, so it is possible to eliminate the through holes used to electrically connect the second electrode pads and the first electrode pads in prior structures. This allows the external size of the base substrate to be reduced by an amount corresponding to an area occupied by the through holes (land area), thus reducing the size of the semiconductor device as a whole.

Further, because the first electrode pads can be put closer to the second electrode pads by an amount corresponding to an area occupied by the through holes, the conductors of the base substrate that electrically connect the second electrode pads and the first electrode pads can be reduced in length. As a result, inductance can be reduced and the operating speed of the semiconductor device increased.

Further, the rigid substrate has a higher Young's modulus than a flexible substrate; therefore, when the bonding pads arranged on the main surface of the semiconductor pellet and the second electrode pads arranged on the back of the base substrate are electrically connected by bonding wires, the bonding force applied to the second electrode pads can be prevented from being absorbed by the base substrate. This assures effective transmission of the bonding force and the ultrasonic vibrations to the second electrode pads. Thus, the connection strength between the bonding wires and the second electrode pads is increased, making it possible to prevent connection failure of the bonding wires and to enhance electric reliability of the semiconductor device.

Furthermore, the rigid substrate has a small inplane thermal expansion coefficient and a high Young's modulus compared with a flexible substrate, which means the rigid substrate is harder to bend. This prevents the base substrate from being deformed (warped or twisted) due to reflow heat produced during the process of mounting the semiconductor device on the mounting surface of the mounting board. This ensures a sufficient flatness of the back of the base substrate with respect to the mounting surface of the mounting board, thus enhancing the mounting precision of the semiconductor device.

According to the above-mentioned manufacturing method of this invention, the bonding pads of the semiconductor



pellet and the first electrode pads of the base substrate are electrically connected through bonding wires and second electrode pads, so the through holes electrically connecting the second electrode pads and the first electrode pads can be eliminated, making it possible to use a base substrate reduced in external size by an amount corresponding to the occupied area of the through holes. This in turn allows the manufacture of reduced-size semiconductor devices.

Further, because the bonding pads of the semiconductor pellet and the first electrode pads of the base substrate are electrically connected through bonding wires and second electrode pads, the through holes electrically connecting the second electrode pads and the first electrode pads can be eliminated, making it possible to use a base substrate whose conductors electrically connecting the second electrode pads and the first electrode pads are reduced by a length corresponding to the occupied area of the through holes. This in turn allows the manufacture of semiconductor devices with faster operating speeds.

The base substrate uses a rigid substrate having a high Young's modulus compared with a flexible substrate; therefore, when the bonding pads arranged on the main surface of the semiconductor pellet and the second electrode pads arranged on the back of the base substrate are electrically connected by bonding wires, the bonding force applied to the second electrode pads can be prevented from being absorbed by the base substrate, ensuring effective transfer of the bonding force and ultrasonic vibrations to the second electrode pads. This enhances the connection strength between the bonding wires and the second electrode pads, allowing the manufacture of the semiconductor device with high electric reliability.

Furthermore, the base substrate used is formed of a rigid substrate having a small planar thermal expansion coefficient and a high Young's modulus compared with those of a flexible substrate, which means the rigid substrate is harder to bend. As a result, the rigid base substrate is free from deformations (warping or twisting) due to reflow heat during the process of mounting the semiconductor device on the mounting surface of the mounting board. As a result, a sufficient degree of flatness of the back of the base substrate with respect to the mounting surface of the mounting board can be secured, which in turn allows the manufacture of semiconductor devices with high mounting precision.

#### BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a plan view of the main surface side of the semiconductor device, as a first embodiment of this invention, that employs a BGA structure;

FIG. 2 is a cross section taken along the line A—A of FIG. 1;

FIG. 3 is an enlarged cross section of an essential part of FIG. 2;

FIG. 4 is an enlarged plan view showing the state of the back side of an essential part of the semiconductor device with the resin sealing body removed;

FIG. 5 is a cross section showing an essential part of a molding die for the resin sealing body of the semiconductor device;

FIG. 6 is a cross section showing the method of manufacturing the semiconductor device;

FIG. 7 is a cross section of an essential part of the semiconductor device showing the method of manufacture thereof;

FIG. 8 is a cross section of an essential part of the semiconductor device showing the method of manufacture thereof;

FIG. 9 is a cross section of an essential part of the semiconductor device showing the method of manufacture thereof; FIG. 10 is a cross section showing an essential part of the semiconductor device mounted on a mounting board;

FIG. 11 is a cross section showing a variation of the semiconductor device;

FIG. 12 is a cross section of the semiconductor device, as a second embodiment of this invention, that employs the BGA structure;

FIG. 13 is an enlarged plan view showing the state of the back side of an essential part of the semiconductor device with the resin sealing body removed;

FIG. 14 is a plan view showing the state of the back side of an essential part of the semiconductor device, as a third embodiment of this invention, that employs the BGA structure with the resin sealing body removed;

FIG. 15 is a plan view showing the state of the back side of an essential part of the semiconductor device, as a fourth embodiment of this invention, that employs the BGA structure and is removed of the resin sealing body removed; and

FIG. 16 is a cross section showing an essential part of the semiconductor device that employs the conventional BGA structure.

#### DESCRIPTION OF THE PREFERRED EMBODIMENTS

The construction of this invention is described in the following in conjunction with embodiments that apply this invention to a semiconductor device using the BGA structure.

In the drawings used for explaining the embodiments, components with identical functions are given like reference numerals and their explanations are not repeated.

##### Embodiment 1

The outline construction of a semiconductor device, as a first embodiment of this invention, that uses the BGA structure is shown in FIG. 1 (plan view of the main surface side), FIG. 2 (cross section taken along the line A—A of FIG. 1), FIG. 3 (enlarged cross section of an essential part of FIG. 2) and FIG. 4 (enlarged plan view showing the back side of an essential part of the semiconductor device with the resin sealing body removed).

As shown in FIGS. 1, 2, 3 and 4, the semiconductor device has a semiconductor pellet 2 mounted on a pellet mounting area of the main surface of a base substrate 1, with a plurality of bump electrodes 4 arranged in grid on the back of the base substrate 1 opposite the main surface.

The base substrate 1 may be formed of a printed circuit board. The printed circuit board may, for example, have a structure in which wiring is formed over the surface of a rigid substrate of glass fiber impregnated with epoxy resin, polyimide resin or maleimide resin. In other words, the base substrate 1 is formed of a rigid substrate. The rigid substrate has a high Young's modulus and is hard compared with a flexible substrate made of polyester film or polyimide film. The rigid substrate has a small thermal expansion coefficient in a planar direction, a high Young's modulus and is difficult to bend compared with the flexible substrate. For example, the rigid substrate made of a glass fiber impregnated with epoxy resin or polyimide resin has a Young's modulus of around 16–22 GPa and a thermal expansion coefficient of about  $10\text{--}20 \times 10^{-6}/^{\circ}\text{C}$ . Flexible substrates made of polyester film or polyimide film have a Young's modulus of about 2–5 GPa and a thermal expansion coefficient of about  $20\text{--}25 \times 10^{-6}/^{\circ}\text{C}$ .

On the back of the base substrate 1 are formed a plurality of second electrode pads 1A and first electrode pads 1B, which are electrically interconnected through conductors 1B<sub>1</sub> on the back of the base substrate 1. The second electrode pads 1A, first electrode pads 1B and conductors 1B<sub>1</sub> are formed of a Cu film, for example.

On the surfaces of the first electrode pads 1B are formed bump electrodes 4 that are electrically and mechanically connected to them. The bump electrodes 4 may be formed of, for instance, a Pb-Sn alloy.

The semiconductor pellet 2 is mounted, with its main surface (underside in FIG. 2 and 3) downward, on the pellet mounting area of the main surface of the base substrate 1. That is, the semiconductor pellet 2 is mounted facedown on the pellet mounting area of the main surface of the base substrate 1. Interposed between the main surface of the semiconductor pellet 2 and the pellet mounting area of the main surface of the base substrate 1 is an insulating layer 3, which may be formed of a polyimide-, epoxy- or silicon-base low-elasticity resin.

The semiconductor pellet 2 may be rectangular and may mainly be comprised of a semiconductor substrate 2B made of single-crystal silicon. On the main surface (device forming surface) of the semiconductor substrate 2B are formed a logic circuit system, a memory circuit system or a combination of these. Also on the main surface of the semiconductor substrate 2B, a plurality of bonding pads 2A are arranged along the sides of the rectangular surface. The bonding pads 2A are formed on the top of interconnect layers on the main surface of the semiconductor substrate 2B. That is, the bonding pads 2A are arranged in the periphery of the main surface of the semiconductor pellet 2 along each of the four sides.

The bonding pads 2A of the semiconductor pellet 2 and the second electrode pads 1A of the base substrate 1 are electrically connected to each other through bonding wires 6 running in slits 5 formed in the base substrate 1. The bonding wires 6 may be of gold (Au), copper (Cu) or aluminum (Al), and may be coated with insulating resin. The bonding wires 6 may be connected by a bonding method that utilizes ultrasonic vibrations in combination with thermo-compression.

The slits 5 in the base substrate 1 are formed in the directions of the rows of the bonding pads 2A that are arranged along each side of the main surface of the semiconductor pellet 2. That is, the base substrate 1 of this embodiment has four slits 5, each of which is located above the bonding pads 2A of the semiconductor pellet 2.

The second electrode pads 1A of the base substrate 1 are placed in both areas of the back of the base substrate 1 divided by the slits 5. The second electrode pads 1A located in one of the areas of the back of the base substrate 1 demarcated by the slits 5 (inside the semiconductor pellet 2) are supplied with a power supply such as an operation voltage (3.3 V for instance) and a reference voltage (0 V for instance). The second electrode pads 1A located in the other area of the back of the base substrate 1 demarcated by the slits 5 (outside the semiconductor pellet 2) receive a signal such as an input/output signal and a control signal.

The semiconductor pellet 2 are provided with 100 bonding pads 2A on each side at a pitch of about 100  $\mu\text{m}$ . The number of bonding pads 2A is increased as the level of integration and the operating speed of the circuit system mounted on the semiconductor pellet 2 increase.

The first area of the back of the base substrate 1 demarcated by the slits 5 is provided with, for example, 50 second

electrode pads 1A for each side of the semiconductor pellet 2; and the second area is provided with, for instance, 50 second electrode pads 1A for each side of the semiconductor pellet 2. Because the second electrode pads 1A cannot be made as small as the bonding pads 2A of the semiconductor pellet 2, the pitch of the second electrode pads 1A is set wider than that of the bonding pads 2A, for instance, at around 200  $\mu\text{m}$ . That is, because the second electrode pads 1A of the base substrate 1 are arranged in two rows for each side of the semiconductor pellet 2, the length of the second electrode pads 1A corresponding to one side of the semiconductor pellet 2 can be made almost equal to that of the bonding pads 2A arranged along one side of the semiconductor pellet 2 even if the pitch of the second electrode pads 1A of the base substrate 1 is set to two times that of the bonding pads 2A of the semiconductor pellet 2. Furthermore, the second electrode pads 1A of the base substrate 1 can be located at positions facing the corresponding bonding pads 2A of the semiconductor pellet 2.

The peripheral area of the main surface of the base substrate 1 excluding the pellet mounting area is covered with a resin sealing body 7, which seals the bonding wires 6. That is, the resin sealing body 7 is formed on the main surface side and the back surface side of the base substrate 1. The resin sealing body 7 is made from epoxy resin 7A containing a phenol-base hardener, silicone rubber and filler for reducing stresses.

The back of the base substrate 1 facing the main surface of the semiconductor pellet 2 is exposed from the resin sealing body 7 that covers the peripheral area of the base substrate 1.

The resin sealing body 7 is formed by the transfer molding that uses a molding die 10 shown in FIG. 5 (cross section of an essential part). The molding die 10 has a cavity 11 defined by an upper die 10A and a lower die 10B, an inflow gate 13 connected to the cavity 11, and, though not shown, a pot and a runner. The pot communicates with the cavity 11 through the runner and the inflow gate 13.

The cavity 11 comprises a recess 11A formed in the upper die 10A and a recess 11B formed in the lower die 10B. The resin 7A is supplied into the recess 11A from the pot through the runner and the inflow gate 13. The base substrate 1 is placed in the recess 11B.

The recess 11B is formed with recesses 12, which are located at positions facing the slits 5 of the base substrate 1 and which extend in the same directions as the slits 5. Placed in the recesses 12 are a part of bonding wires 6 electrically connecting the bonding pads 2A of the semiconductor pellet 2 and the second electrode pads 1A of the base substrate 1, and also the second electrode pads 1A of the base substrate 1. The resin 7A is supplied from the recess 11A through the slits 5 of the base substrate 1 into the recess 11A.

Though not shown in FIG. 12, the recesses 12 are provided with a gas vent to prevent voids due to bubbles.

Next, the method of manufacturing the above-mentioned semiconductor device is described by referring to FIGS. 6 through FIG. 9.

First, a base substrate 1 made of a rigid substrate is prepared. The base substrate 1 includes slits 5 as well as second electrode pads 1A, first electrode pads 1B and conductors 1B<sub>1</sub> on its back.

Next, as shown in FIG. 6 (cross section), the semiconductor pellet 2 is mounted on the pellet mounting area of the main surface of the base substrate 1. The semiconductor pellet 2 is fixed to the pellet mounting area of the main surface of the base substrate 1 through an insulating layer 3.

Next, the base substrate 1 is mounted on a bonding stage (heat block) 14 with the semiconductor pellet 2 at the bottom. The bonding stage 14 has a recess 14A that accommodates the semiconductor pellet 2. The base substrate 1 and the semiconductor pellet 2 are heated to about 200° C. on the bonding stage 14.

Next, as shown in FIG. 7 (cross section of an essential part), the bonding pads 2A arranged on the main surface of the semiconductor pellet 2 and the second electrode pads 1A arranged on the back of the base substrate 1 are electrically connected by the bonding wires 6. The bonding wires 6 running in the slits 5 are connected to the bonding pads 2A of the semiconductor pellet 2 and to the second electrode pads 1A of the base substrate 1. The connection of the bonding wires 6 is accomplished by ultrasonic thermocompression bonding. In this process, the base substrate 1 is made from a rigid substrate with a high Young's modulus compared with the flexible substrate used in conventional structure, so that the bonding force applied to the second electrode pads 1A is prevented from being absorbed by the rigid base substrate 1, thus allowing the bonding force and the ultrasonic vibrations to be transferred effectively to the second electrode pads 1A. Further, because the base substrate 1 is made of a rigid substrate that has a smaller thermal expansion coefficient in the planar direction than that of a flexible substrate and a higher Young's modulus—which means it is harder to bend—it is possible to reduce positional deviations of the second electrode pads 1A and of the bonding pads 2A of the semiconductor pellet 2 due to thermal expansion of the base substrate 1.

Then, as shown in FIG. 8 (cross section of an essential part), the base substrate 1 and the semiconductor pellet 2 are put in the cavity 11 defined by the upper die 10A and the lower die 10B of the molding die 10, with the base substrate 1 fit in the recess 11B of the cavity 11. A part of the bonding wires 6 and the second electrode pads 1A of the base substrate 1 are placed in the recesses 12 formed in the recess 11B. The molding die 10 is preheated to around 170°–180° C. to heighten the fluidity of the resin 7A supplied into the cavity 11. Because the base substrate 1 is made from a rigid substrate with a smaller thermal expansion coefficient in the planar direction than the flexible substrate and with a higher Young's modulus, which means the base substrate 1 is harder to bend, the base substrate 1 can be prevented from being deformed (warped or twisted) due to the heating of the molding die 10 to about 170°–180° C. during this process.

Next, resin tablets are charged into the pot of the molding die 10, nothing that they are preheated by a heater to lower the viscosity before being charged. The resin tablets in the pot are heated by the molding die 10, further lowering the viscosity.

The resin is then pressurized by a plunger of the transfer molding device, forcing the resin 7A from the pot through the runner and the gate 13 into the recess 11A and the recesses 12 of the cavity 11 to cover the peripheral area of the main surface of the base substrate 1, leaving the back of the semiconductor pellet 2 exposed. In this way, a resin sealing body 7 that seals the bonding wires 6 is formed. The resin 7A is forced into the recesses 12 through the slits 5 of the base substrate 1 from the recess 11A. In this process, the resin 7A supplied from the recess 11A to the recesses 12 through the slits 5 flows in the axial direction of the bonding wires 6, i.e., in the vertical direction, from one end side of the bonding wires 6. This vertical flow of resin prevents the bonding wires 6 from being deformed whereas the horizontal flow along the surface of the base substrate 1 may deform them.

Then, the base substrate 1 is taken out of the molding die 10, and bump electrodes 4 are electrically and mechanically connected to the surfaces of the first electrode pads 1B on the back of the base substrate 1. Thus, a nearly completed semiconductor device shown in FIG. 1, 2, 3 and 4 is obtained.

After this, the semiconductor device is shipped as a product. The semiconductor device shipped as a product is mounted on a mounting surface of a mounting board 15, with the bump electrodes 4 of the semiconductor device electrically and mechanically connected to electrode pads 15A arranged on the mounting surface of the mounting board 15, as shown in FIG. 10 (cross section). The connection between the bump electrodes 4 of the semiconductor device and the electrode pads 15A of the mounting board 15, although it depends on the material of the bump electrodes 4, may be accomplished in an atmosphere at a reflow temperature of, for instance, around 210°–230° C. In this mounting process, because the base substrate 1 is made from a rigid substrate which has a smaller thermal expansion coefficient in the planar direction and a higher Young's modulus—which means it is more difficult to bend—than a flexible substrate, the base substrate 1 can be prevented from being deformed due to reflow heat.

This embodiment offers the following advantages.

A semiconductor device comprises a semiconductor pellet 2 mounted on a pellet mounting area of the main surface of a base substrate 1, in which first electrode pads 1B arranged on the back of the base substrate 1 are electrically connected to bonding pads 2A arranged on the main surface of the semiconductor pellet 2. The base substrate 1 is formed of a rigid substrate, and its first electrode pads 1B are electrically connected to the second electrode pads 1A arranged on its reverse side. The semiconductor pellet 2 is mounted on the pellet mounting area of the main surface of the base substrate 1, with its main surface downward, and its bonding pads 2A are electrically connected with the second electrode pads 1A of the base substrate 1 through bonding wires 6 passing through slits 5 formed in the base substrate 1. Because with this construction the bonding pads 2A of the semiconductor pellet 2 and the first electrode pads 1B of the base substrate 1 can be electrically connected through the bonding wires 6 and second electrode pads 1A, it is possible to eliminate the through holes used to electrically connect the second electrode pads 1A and the first electrode pads 1B. This in turn allows the base substrate 1 to be reduced in size by an amount corresponding to the occupied area of the through holes (land area), which contributes to size reduction of the semiconductor device.

Because the first electrode pads 1B can be put closer to the second electrode pads 1A by a distance corresponding to the occupied area of the through holes, it is possible to shorten the length of the conductors 1B, of the base substrate 1 that electrically connect the second electrode pads 1A and the first electrode pads 1B. This reduces the inductance, increasing the operation speed of the semiconductor device.

Further, because the rigid substrate has a higher Young's modulus and is harder than the flexible substrate of the conventional structure, the bonding force applied to the second electrode pads 1A is not absorbed by the base substrate 1 when electrically connecting the bonding pads 2A on the main surface of the semiconductor pellet 2 and the second electrode pads 1A on the back of the base substrate 1 by the bonding wires 6. As a result, the bonding force and the ultrasonic vibrations are effectively transferred to the second electrode pads 1A. This in turn increases the con-

nection strength between the bonding wires 6 and the second electrode pads 1A, preventing possible connection failures of the bonding wires 6, enhancing the electric reliability of the semiconductor device.

Moreover, because the rigid substrate has a smaller thermal expansion coefficient in the planar direction and a higher Young's modulus than a flexible substrate, which means it is more resistant to bending, the base substrate 1 is free from deformations (warping and twisting) due to reflow heat when the semiconductor device is mounted on the mounting surface of the mounting board 15. As a result, a sufficient degree of flatness of the back of the base substrate 1 with respect to the mounting surface of the mounting board 15 can be secured, enhancing the mounting precision of the semiconductor device.

Further, because the rigid substrate has a smaller thermal expansion coefficient in the planar direction and a higher Young's modulus than the flexible substrate, which means it is more resistant to bending, the warping of the base substrate 1 can be limited to less than 100  $\mu\text{m}$  even when the external size of the base substrate 1 increases with the increasing number of the first electrode pads 1B.

With the warping of the base substrate 1 limited to within 100  $\mu\text{m}$ , it is possible to eliminate a reinforcement substrate intended to prevent warping of the base substrate 1. This reduces the manufacture cost of the semiconductor device compared with that of a semiconductor device having a reinforcement substrate.

Furthermore, because the base substrate 1 can be formed of a printed wiring board of a single layer structure having the second electrode pads 1A, first electrode pads 1B and conductors 1B<sub>1</sub> arranged only on the back of a rigid substrate, the parts cost of the base substrate 1 can be reduced compared with that of a base substrate formed of a two-layer printed wiring board which has circuits formed on both the main and back surfaces of the rigid substrate. This means that the overall cost of semiconductor device manufacture can be lowered.

Another feature of this embodiment is that the slits 5 formed in the base substrate 1 extend in the directions of rows of bonding pads 2A arranged on the main surface of the semiconductor pellet 2 and are located at positions over the bonding pads 2A. With this construction, the slits 5 are arranged within the area occupied by the semiconductor pellet 2, so that the base substrate 1 requires no increase in size corresponding to the slits 5.

A further feature of this embodiment is that the second electrode pads 1A are arranged in two opposite areas of the back of the base substrate 1 divided by the slits 5. This construction allows an increase in the number of power supply paths for electrically connecting the bonding pads 2A of the semiconductor pellet 2 and the second electrode pads 1A of the base substrate 1. This in turn makes it possible to reduce power supply noise generated at time of simultaneous switching of signals, thereby preventing malfunctions of the semiconductor device.

Further, even when the pitch of the second electrode pads 1A of the base substrate 1 is set larger than that of the bonding pads 2A of the semiconductor pellet 2, the length of the row of the second electrode pads 1A for each side of the semiconductor pellet 2 can be made almost equal to the length of the row of the bonding pads 2A for each side of the semiconductor pellet 2. This prevents an increase in the length of the bonding wires 6, which is dependent on the length of the row of the second electrode pads 1A. As a result, it is possible to prevent the bonding wires 6 from

being deformed by the flow of resin when the bonding wire 6 are sealed by the resin sealing body 7 according to the transfer molding.

Further, because the second electrode pads 1A can be located at positions on the base substrate 1 facing the bonding pads 2A of the semiconductor pellet 2, the lengths of the bonding wires 6 can be made uniform, which in turn makes uniform the inductances of the signal paths between the bonding pads 2A of the semiconductor pellet 2 and the second electrode pads 1A of the base substrate 1.

A further feature of this embodiment is the structure in which the back of the semiconductor pellet 2 opposing its main surface is exposed from the resin sealing body 7 that covers the peripheral area around the main surface of the base substrate 1. This structure allows the heat generated by the operation of the circuit system mounted on the semiconductor pellet 2 to be released from the back of the semiconductor pellet 2, thus enhancing the heat dissipation efficiency of the semiconductor device.

Further, because the mechanical strength of the base substrate 1 can be reinforced by the mechanical strength of the resin sealing body 7, deformations of the base substrate 1 (warping and twisting) due to reflow heat during mounting can be prevented.

A further feature of this embodiment is that the bonding wires 6 are sealed with the resin sealing body 7. This structure prevents the bonding wires 6 from being deformed due to external impacts and contacts, thus enhancing the electric reliability of the semiconductor device.

A still further feature of this embodiment is that the resin sealing body 7 is formed both on the main surface side and the back surface side of the base substrate 1. This structure prevents the resin sealing body 7 from becoming separated from the base substrate 1 due to the thermal stresses generated during a temperature cycle test or when the bump electrodes 4 are connected. This in turn enhances the reliability of the semiconductor device.

A method of manufacturing a semiconductor device, in which a semiconductor pellet 2 is mounted on a pellet mounting area of the main surface of a base substrate 1 and in which first electrode pads 1B arranged on the back of the base substrate 1 are electrically connected to bonding pads 2A arranged on the main surface of the semiconductor pellet 2, comprises a step of mounting the semiconductor pellet 2, with its main surface downward, on the pellet mounting area of the main surface of the base substrate 1 formed of a rigid substrate, and a step of electrically connecting the bonding pads 2A to the second electrode pads 1A, which are electrically connected to the first electrode pads 1B of the base substrate 1 and arranged on the back of the base substrate 1, through bonding wires 6 passing through slits 5 formed in the base substrate 1. The bonding pads 2A of the semiconductor pellet 2 and the first electrode pads 1B of the base substrate 1 therefore are electrically connected through the bonding wires 6 and the second electrode pads 1A, so that through holes 1C used for electrically connecting the second electrode pads 1A and the first electrode pads 1B can be eliminated, reducing the external size of the base substrate 1 by an amount corresponding to the occupied area of the through holes. As a result, the overall external size of the semiconductor device can be reduced.

Further, because the bonding pads 2A of the semiconductor pellet 2 and the first electrode pads 1B of the base substrate 1 are electrically connected through the bonding wires 6 and the second electrode pads 1A, there is no need for through holes 1C to electrically connect the second



electrode pads 1A with the first electrode pads 1B. This makes it possible to use a base substrate 1 in which the conductors 1B<sub>1</sub> electrically connecting the second electrode pads 1A and the first electrode pads 1B are shorter by a length corresponding to the occupied area of the through holes. As a result, it is possible to fabricate a semiconductor device with fast operating speeds.

Because the base substrate 1 used is formed of a rigid substrate having a higher Young's modulus—which means it is harder—than a flexible substrate, the bonding force applied to the bonding pads 2A when electrically connecting the bonding pads 2A arranged on the main surface of the semiconductor pellet 2 and the second electrode pads 1A arranged on the back of the base substrate 1 through the bonding wires 6 is not absorbed by the base substrate 1, effectively transmitting the bonding force and ultrasonic vibrations to the second electrode pads 1A. As a result, the connection strength between the bonding wires 6 and the second electrode pads 1A can be increased, which in turn allows the manufacture of a semiconductor device with high electric reliability.

Because the base substrate 1 is formed of a rigid substrate having a smaller thermal expansion coefficient in the planar direction and a higher Young's modulus—which means it is more resistant to bending—than a flexible substrate, the base substrate 1 is prevented from being deformed (warped or twisted) due to reflow heat during the process of mounting the semiconductor device on the mounting surface of the mounting board 15. This allows the back surface of the base substrate 1 to have a sufficient degree of flatness with respect to the mounting surface of the mounting board 15, thus enhancing the mounting precision of the semiconductor device.

Following the process of electrically connecting with the bonding wires 6, the method of manufacture includes a process of transfer molding of a resin sealing body 7 that covers the peripheral area of the main surface of the base substrate 1 and seals the bonding wires 6. Because the base substrate 1 uses a rigid substrate which has a smaller thermal expansion coefficient in the planar direction and a higher Young's modulus and is more resistant to bending than a flexible substrate, this method prevents the base substrate 1 from being deformed (warped or twisted) due to heating of the molding die 10.

Because the resin 7A supplied from the recess 11A into the recesses 12 through the slits 5 flows from one end side of the bonding wires 6 in their axial direction, i.e., in the vertical direction, the bonding wires 6 are not deformed by the flow of the resin 7A, whereas they can be deformed when the resin flows along the surface of the base substrate 1, i.e., in the lateral direction.

As shown in FIG. 11 (cross section), the resin sealing body 7 may be formed on the back surface of the base substrate 1 excluding the surfaces of the second electrode pads 1A and first electrode pads 1B. In this case, the base substrate 1 is held and clamped from both sides by the resin sealing body 7 and therefore prevented from being warped.

The base substrate 1 may, though not shown, be formed in a multilayer structure in which a plurality of rigid substrates are stacked together. This structure can reduce the manufacture cost as compared with a base substrate made up of a plurality of flexible substrates stacked together.

#### Embodiment 2

The outline configuration of a semiconductor device as the second embodiment of this invention that employs a

BGA structure is shown in FIG. 12 (cross section) and FIG. 13 (enlarged plan view of an essential part of the back side showing the state of the back side removed of the resin sealing body).

As shown in FIG. 12 and 13, the semiconductor device has the semiconductor pellet 2 mounted facedown on the pellet mounting area of the main surface of the base substrate 1 with an insulating layer 3 in between. A plurality of bump electrodes 4 are arranged in grid on the back of the base substrate 1.

Arranged in the central area of the main surface of the semiconductor pellet 2 along the longer sides thereof is a row of bonding pads 2A, which are electrically connected to the second electrode pads 1A arranged on the back of the base substrate 1 through the bonding wires 6 passing through the slits 5 formed in the base substrate 1. The second electrode pads 1A are electrically connected to the corresponding first electrode pads 1B arranged on the back of the base substrate 1 through conductors 1B<sub>1</sub>. Bump electrodes 4 are electrically and mechanically connected to the surfaces of the first electrode pads 1B. That is, the bonding pads 2A of the semiconductor pellet 2 are electrically connected to the first electrode pads 1B through the bonding wires 6, second electrode pads 1A and conductors 1B<sub>1</sub>.

The slits 5 of the base substrate 1 are formed in the central area of the main surface of the semiconductor pellet 2 along the direction of the row of the bonding pads 2A arranged along the longer side of the semiconductor pellet 2. The slits 5 are tapered so that its opening on the back side of the base substrate 1 is greater than the opening on the main surface side.

As described above, this embodiment offers similar effects and advantages to those of the first embodiment. With the slits 5 tapered, it is possible to prevent contact between the base substrate 1 and a bonding tool when one end of the bonding wires 6 is bonded to the bonding pads 2A of the semiconductor pellet 2. This in turn raises the yield of semiconductor device assembly in the bonding process.

#### Embodiment 3

The outline configuration of a semiconductor device as the third embodiment of this invention that employs a BGA structure is shown in FIG. 14 (plan view of an essential part of the back side showing the state of the back side removed of the resin sealing body).

As shown in FIG. 14, the semiconductor device has a semiconductor pellet 2 mounted facedown on a pellet mounting area of the main surface of the base substrate 1, with an insulating layer 3 in between. Bump electrodes 4 are arranged in grid on the back of the base substrate 1.

At the outer periphery of the main surface of the semiconductor pellet 2, a plurality of bonding pads 2A are arranged along the sides of the pellet. At the central portion of the main surface of the semiconductor pellet 2, a plurality of bonding pads 2A are arranged along the longer or shorter side of the pellet. The bonding pads 2A are electrically connected to the second electrode pads 1A arranged on the back of the base substrate 1 by bonding wires 6 passing through slits 5 formed in the base substrate 1. The second electrode pads 1A are electrically connected to first electrode pads 1B arranged on the back of the base substrate 1 through conductors 1B<sub>1</sub>. Bump electrodes 4 are electrically and mechanically connected to the surfaces of the individual first electrode pads 1B. That is, the bonding pads 2A are electrically connected to the first electrode pads 1B through the bonding wires 6, second electrode pads 1A and conductors 1B<sub>1</sub>.

The slits 5 are arranged at each sides of the semiconductor pellet 2 and also at the central portion of the pellet. That is, the base substrate 1 of this embodiment has five slits 5, each of which is located above the bonding pads 2A of the semiconductor pellet 2.

As explained above, this embodiment offers the similar effects and advantages to those of the first embodiment. Because the slits 5 are arranged at the sides and the central portion of the semiconductor pellet 2, it is possible to increase the number of bonding pads 2A arranged on the main surface of the semiconductor pellet 2 and the number of second electrode pads 1A arranged on the back of the base substrate 1. This allows an increase in the number of power supply paths for electrically connecting the bonding pads 2A of the semiconductor pellet 2 and the second electrode pads 1A of the base substrate 1. This in turn allows a further reduction in power supply noise generated when output signals are switched simultaneously. Furthermore, this construction makes it possible to increase the number of signal paths electrically connecting the bonding pads 2A of the semiconductor pellet 2 and the second electrode pads 1A of the base substrate 1 and therefore reduce the external size of the semiconductor pellet 2 dictated by the number of bonding pads 2A.

Although this embodiment has been shown to have only one slit 5 formed at the central portion of the semiconductor pellet 2, two or more slits 5 may be arranged parallelly or crosswise to each other at the central part of the semiconductor pellet 2. By increasing the number of slits 5 in this way, it is possible to further increase the number of the second electrode pads 1A of the base substrate 1 and the number of the bonding pads 2A of the semiconductor pellet 2.

#### Embodiment 4

The outline configuration of a semiconductor device as the fourth embodiment of this invention that employs a BGA structure is shown in FIG. 15 (plan view of an essential part of the back side showing the state of the back side removed of the resin sealing body).

As shown in FIG. 15, the semiconductor device has a semiconductor pellet 2 mounted facedown on a pellet mounting area of the main surface of the base substrate 1, with an insulating layer 3 in between. Bump electrodes 4 are arranged in grid on the back of the base substrate 1. The base substrate 1 is formed of a printed circuit board of, for example, 3-layer wiring structure.

At the outer periphery of the main surface of the semiconductor pellet 2, a plurality of bonding pads 2A are arranged along the sides of the pellet. The bonding pads 2A are electrically connected to the second electrode pads 1A arranged on the back of the base substrate 1 through bonding wires 6 passing through slits 5 formed in the base substrate 1.

Of the second electrode pads 1A, electrode pads 1A<sub>2</sub> are formed integral with electrode plates 8A. The electrode plates 8A are electrically connected to other electrode plates 8A via through holes (not shown) and internal wiring (not shown) in the base substrate 1. The electrode plates 8A is connected to be at a reference voltage (0 V for example). Of the second electrode pads 1A, electrode pads 1A<sub>3</sub> are formed integral with an electrode plate 8B. This electrode plate 8A is connected to be at an operating voltage (3.3 V for instance).

With this embodiment, because the through holes 1C that electrically connect the second electrode pads 1A on the

main surface of the base substrate 1 and the first electrode pads 1B on the back are eliminated, the electrode plates 8A and the electrode plate 8B can be arranged on the back of the base substrate 1. This allows the bump electrodes 4 to be freely located and shortens the distance between the bonding pads 2A of the semiconductor pellet 2 and the pump electrodes 4. As a result, the inductance can be reduced, thereby increasing the operating speeds of the semiconductor device.

The invention has been described in detail in connection with representative embodiments of the invention. It is noted, however, that the invention is not limited to these embodiments but that many modifications may be made without departing from the spirit of the invention.

Representative advantages of this invention may be summarized as follows.

It is possible to reduce the size of a semiconductor device in which the semiconductor pellet is mounted on the pellet mounting area of the main surface of the base substrate and in which the first electrode pads arranged on the back of the base substrate are electrically connected to the bonding pads arranged on the main surface of the semiconductor pellet.

It is possible to increase the operating speed of the semiconductor device.

It is also possible to enhance the electric reliability of the semiconductor device.

Further, it is possible to increase the mounting precision of the semiconductor device.

What is claimed is:

1. A semiconductor device comprising:

- (a) a rigid substrate having a first main surface and a second main surface opposite to the first main surface;
- (b) a semiconductor pellet mounted on the first main surface of the rigid substrate, the semiconductor pellet having a plurality of semiconductor circuit elements and a plurality of bonding pads;
- (c) a plurality of electrode pads formed on the second main surface of the rigid substrate; and
- (d) a plurality of bonding wires for electrically connecting the bonding pads of the semiconductor pellet with the electrode pads;

wherein the semiconductor pellet is mounted facedown on the rigid substrate, the rigid substrate has slits that extend from the first main surface to the second main surface and expose the bonding pads of the semiconductor pellet, the bonding wires extend through the slits in the rigid substrate to connect the bonding pads and the electrode pads, and bump electrodes are formed on said electrode pads.

2. A semiconductor device according to claim 1, wherein the bonding pads are arranged at the periphery of the semiconductor pellet and the slits are formed along the directions of rows of the bonding pads.

3. A semiconductor device according to claim 2, wherein the electrode pads are located on both sides of the slits.

4. A semiconductor device according to claim 3, wherein the electrode pads located on one side of the slits and under the semiconductor pellet are power supply pads, and the electrode pads located on the other side of the slits and outside the semiconductor pellet are signal pads.

5. A semiconductor device according to claim 1, further comprising a first resin sealing body covering the semiconductor pellet.

6. A semiconductor device according to claim 5, further comprising a second resin sealing body formed in the slits and covering the bonding wires.

7. A semiconductor device according to claim 1, wherein said rigid substrate is formed by glass fibers impregnated with epoxy resin.

8. A method of manufacturing a semiconductor device in which a semiconductor pellet is mounted on a pellet mounting area of the main surface of a rigid base substrate and in which first electrode pads arranged on the back of the rigid base substrate are electrically connected to bonding pads arranged on the main surface of the semiconductor pellet, said method comprising:

- a step of mounting the semiconductor pellet, with its main surface downward, on the pellet mounting area of the main surface of the rigid base substrate
- a step of electrically connecting the bonding pads of the semiconductor pellet and second electrode pads electrically connected to the first electrode pads of the rigid base substrate and arranged on the back of the rigid base substrate through bonding wires passing through slits formed on the rigid base substrate; and
- a step of forming bump electrodes on the first electrode pads.

9. A method of manufacturing a semiconductor device according to claim 9, further comprising a step of forming by transfer molding a resin sealing body that covers the periphery of the main surface of the rigid base substrate and seals the bonding wires, after the step of electrically connecting the bonding wires.

10. A semiconductor device according to claim [10] 1, wherein said rigid substrate is formed by glass fibers impregnated with polyimide resin.

11. A semiconductor device comprising:

- (a) a rigid substrate having a first main surface and a second main surface opposite to the first main surface;
- (b) a semiconductor pellet mounted on the first main surface of the rigid substrate, the semiconductor pellet having a plurality of semiconductor circuit elements and a plurality of bonding pads;
- (c) a plurality of electrode pads formed on the second main surface of the rigid substrate; and
- (d) a plurality of bonding wires for electrically connecting the bonding pads of the semiconductor pellet with the electrode pads;

wherein the semiconductor pellet is mounted facedown on the rigid substrate, the rigid substrate has slits that extend from the first main surface to the second main surface and expose the bonding pads of the semiconductor pellet, and the bonding wires extend through the slits in the rigid substrate to connect the bonding pads and the electrode pads;

wherein the bonding pads are arranged at the periphery of the semiconductor pellet and the slits are formed along the directions of rows of the bonding pads.

12. A semiconductor device according to claim 11, wherein the electrode pads are located on both sides of the slits.

13. A semiconductor device according to claim 12, wherein the electrode pads located on one side of the slits and under the semiconductor pellet are power supply pads, and the electrode pads located on the other side of the slits and outside the semiconductor pellet are signal pads.

14. A semiconductor device comprising:

- a substrate of a quadrilateral shape having a first pair of opposed edges and a second pair of opposed edges, said substrate having a first main surface, a second main surface opposite to said first main surface and a first slit

and a second slit each extending from said first main surface to said second main surface, said first slit extending along one of said first pair of opposed edges, said second slit extending along the other of said first pair of opposed edges, said substrate having first electrode pads on said second main surface in a first area between said first and second slits, second electrode pads on said second main surface in a second area between said first slit and said one of the first pair of opposed edges, and third electrode pads on said second main surface in a third area between said second slit and the other of the first pair of opposed edges;

a semiconductor pellet having a main surface with semiconductor elements and bonding pads, said semiconductor pellet being mounted on said first main surface of substrate such that said bonding pads are arranged to be in line with said first and second slits;

bonding wires extending through said first and second slits in said substrate and electrically connecting said bonding pads and said first to third electrode pads, respectively;

a resin member sealing said semiconductor pellet and said bonding wires; and

bump electrodes arranged on said second main surface of said substrate in said first to third areas in a direction of said first pair of opposed edges and being electrically connected with said first to third electrode pads.

wherein said bump electrodes in said second and third areas are arranged to form plural rows in a direction of at least one of said second pair of opposed edges, respectively.

15. A semiconductor device according to claim 14, wherein said semiconductor pellet has a quadrilateral shape and has a third pair of opposed edges and a fourth pair of opposed edges, wherein said bonding pads are arranged in a peripheral portion of said main surface and extend along said third pair of opposed edges.

16. A semiconductor device according to claim 15, wherein said semiconductor pellet is mounted on said first main surface opposite to said first area, wherein said substrate has a larger size than that of said semiconductor pellet, and wherein said bump electrodes in said second and third areas are located outside said third pair of opposed edges.

17. A semiconductor device according to claim 14, wherein the number of said bump electrodes in said second and third areas is larger than the number of said bump electrodes in said first area.

18. A semiconductor device according to claim 14, wherein said semiconductor pellet has a rear surface opposite to said main surface, and wherein said rear surface of said semiconductor pellet is exposed from said resin member.

19. A semiconductor device according to claim 14, wherein the number of said bump electrodes in said second area is larger than the number of said bump electrodes in said first area.

20. A semiconductor device according to claim [14] 16, wherein said semiconductor pellet has a rear surface opposite to said main surface, and wherein said rear surface of said semiconductor pellet is exposed from said resin member.

21. A semiconductor device according to claim 14, wherein said first electrode pads extend along said first and second slits, respectively, said second electrode pads extend along said first slit, and said third electrode pads extend along said second slit, wherein said first to third electrode

pads are arranged at a first pitch, respectively, wherein said bonding pads in said first and second slits are arranged at a second pitch which is smaller than said first pitch, respectively, wherein said bonding wires in said first slit alternately connect said bonding pads in said first slit with said first and second electrode pads, and wherein said bonding wires in said second slit alternately connect said bonding pads in said second slit with said first and third electrode pads.

**22. A semiconductor device comprising:**

- a substrate of a quadrilateral shape having first to fourth edges, said substrate having a first main surface, a second main surface opposite to said first main surface and first to fourth slits extending from said first main surface to said second main surface, said first to fourth slits respectively extending along said first to fourth edges and defining a first area of said substrate surrounded by said first to fourth slits and a second area of said substrate extending outside said first to fourth slits, said substrate having first electrode pads on said second main surface in said first area and second electrode pads on said second main surface in said second area;
- a semiconductor pellet having a main surface with semiconductor elements and bonding pads, said semiconductor pellet being mounted on said first main surface of substrate such that said bonding pads are arranged in line with said first to fourth slits;
- bonding wires extending through said first to fourth slits in said substrate and electrically connecting said bonding pads and said first and second electrode pads, respectively;
- a resin member sealing said semiconductor pellet and said bonding wires; and

bump electrodes arranged on said second main surface of said substrate in said first and second areas and being electrically connected with said first and second electrode pads.

wherein said bump electrodes in said second area are arranged to form a plurality of rows such that said plurality of rows are formed relative to one another to surround said first area of substrate.

23. A semiconductor device according to claim 22, wherein said semiconductor pellet has a quadrilateral shape and has first to fourth edges, wherein said bonding pads are arranged in a peripheral portion of said main surface and extend along said first to fourth edges of said semiconductor pellet.

24. A semiconductor device according to claim 23, wherein said semiconductor pellet is mounted on said first main surface opposite to said first area, wherein said substrate has a larger size than that of said semiconductor pellet, and wherein said bump electrodes in said second area are located outside said first to fourth edges of said semiconductor pellet.

25. A semiconductor device according to claim 22, wherein said first and second electrode pads extending along said first to fourth slits, respectively, and are arranged at a first pitch, wherein said bonding pads extend along said first and second electrode pads and are arranged at a second pitch which is smaller than said first pitch, and wherein said bonding wires alternately connect said bonding pads with said first and second electrode pads.



26. A semiconductor device comprising:

(1) a semiconductor pellet of a quadrilateral shape having bonding pads formed in a main surface thereof, said semiconductor pellet having a first pair of opposed edges extending in a first direction and a second pair of opposed edges extending in a second direction which intersects said first direction, said bonding pads being arranged in said first direction to form a row of bonding pads;

(2) a substrate having a first surface, a second surface opposite to said first surface, electrode pads formed on said second surface and a slit passing through said substrate from said first surface to said second surface and extending in said first direction, said semiconductor pellet being disposed on said first surface of said substrate such that said main surface of said semiconductor pellet is faced to said first surface of said substrate and said row of bonding pads are arranged in said slit in a plane view, said electrode pads including first electrode pads arranged at one side of said slit and second electrode pads arranged at the other side of said slit in said second direction;

(3) bonding wires electrically connecting said electrode pads of said substrate with said bonding pads of said semiconductor pellet via said slit, said bonding wires including first bonding wires connected to said first electrode pads and second bonding wires connected to said second electrode pads;

(4) bump electrodes being disposed on said second surface of said substrate and being electrically connected to said electrode pads of said substrate, said bump electrodes including first bump electrodes electrically connected to said first electrode pads and arranged at said one side of said slit and second bump electrodes electrically connected to said second electrode pads and arranged at the other side of said slit, said first and second bump electrodes being arranged to overlap with said semiconductor. pellet in said plane view respectively; and

(5) a resin sealing body sealing said bonding wires and said main surface of said semiconductor pellet exposed from said slit.

27. A semiconductor device according to claim 26, wherein said row of bonding pads is disposed at a substantially central area between said first pair of opposed edges of said semiconductor pellet.

28. A semiconductor device according to claim 26, wherein said semiconductor pellet has a rectangular shape, and wherein said first pair of opposed edges are corresponding to a pair of longer edges and said second pair of opposed edges are corresponding to a pair of shorter edges.

29. A semiconductor device according to claim 26, wherein said slit is tapered so that opening on said second surface of

substrate is greater than opening on said first surface of said substrate.

30. A semiconductor device according to claim 26, wherein said bump electrodes are formed of a Pb-Sn alloy.

31. A semiconductor device according to claim 26, wherein said substrate is formed of a glass fiber impregnated with epoxy resin.

32. A semiconductor device according to claim 26, wherein said bonding wires are formed of gold.

33. A semiconductor device according to claim 32, wherein said bonding wires are connected to said bonding pads and said electrode pads by a bonding method that utilizes ultrasonic vibration in combination with thermo-compression.

34. A semiconductor device according to claim 26, wherein said substrate has land portions and conductors formed between said land portions and said electrode pads, wherein width of each of said land portions is larger than that of each of said conductors, wherein said land portions, said conductors and said electrode pads are integrally formed with one another on said second surface, and wherein said bump electrodes are arranged on said land portions.

35. A semiconductor device according to claim 34, wherein said substrate is formed of a single layer structure that has conductors arranged only on said second surface of said substrate.

36. A semiconductor device according to claim 26, wherein a pitch of said electrodes pads in said first direction is greater than a pitch of said bonding pads in said first direction.

37. A semiconductor device according to claim 26, wherein said substrate has a periphery which protrudes outwardly from said first and second pairs of opposed edges of said semiconductor pellet, wherein said first surface of said periphery of said substrate and said semiconductor pellet are sealed with a resin sealing body, and wherein a rear surface of said semiconductor pellet opposite to said main surface is exposed from said resin sealing body.

38. A semiconductor device according to claim 37, wherein said bump electrodes are arranged on said second surface of said substrate that overlap with said semiconductor pellet in said plane view and on said second surface of substrate at said periphery.

39. A semiconductor device comprising:

(1) a semiconductor pellet of a quadrilateral shape having bonding pads formed in a main surface thereof, said

semiconductor pellet having a first pair of opposed edges extending in a first direction and a second pair of opposed edges extending in a second direction which intersects said first direction, said bonding pads being arranged in said first direction to form a row of bonding pads;

(2) a substrate having a first surface, a second surface opposite to said first surface, electrode pads formed on said second surface and a slit passing through said substrate from said first surface to said second surface and extending in said first direction, said semiconductor pellet being disposed on said first surface of said substrate such that said main surface of said semiconductor pellet is faced to said first surface of said substrate and said row of bonding pads are arranged in said slit in a plane view, said electrode pads including first electrode pads arranged at one side of said slit and second electrode pads arranged at the other side of said slit in said second direction;

(3) bonding wires electrically connecting said electrode pads of said substrate with said bonding pads of said semiconductor pellet via said slit, said bonding wires including first bonding wires connected to said first electrode pads and second bonding wires connected to said second electrode pads;

(4) bump electrodes being disposed on said second surface of said substrate and being electrically connected to said electrode pads of said substrate, said bump electrodes including first bump electrodes electrically connected to said first electrode pads and arranged at said one side of said

slit and second bump electrodes electrically connected to said second electrode pads and arranged at the other side of said slit, said first bump electrodes being arranged in said first and second directions to form a matrix of bump electrodes, said second bump electrodes being arranged in said first and second directions to form a matrix of bump electrodes; and

(5) a resin sealing body sealing said bonding wires and said main surface of said semiconductor pellet exposed from said slit.

40. A semiconductor device according to claim 39, wherein said row of bonding pads is disposed at a substantially central area between said first pair of opposed edges of said semiconductor pellet.

41. A semiconductor device according to claim 39, wherein said semiconductor pellet has a rectangular shape, and wherein said first pair of opposed edges are corresponding to a pair of longer edges and said second pair of opposed edges are corresponding to a pair of shorter edges.

42. A semiconductor device according to claim 39, wherein said slit is tapered so that opening on said second surface of substrate is greater than opening on said first surface of said substrate.

43. A semiconductor device according to claim 39, wherein said bump electrodes are formed of a Pb-Sn alloy.

44. A semiconductor device according to claim 39, wherein said substrate is formed of a glass fiber impregnated with epoxy resin.

45. A semiconductor device according to claim 39, wherein said bonding wires are formed of gold.

46. A semiconductor device according to claim 45, wherein said bonding wires are connected to said bonding pads and said electrode pads by a bonding method that utilizes ultrasonic vibration in combination with thermo-compression.

47. A semiconductor device according to claim 39, wherein said substrate has land portions and conductors formed between said land portions and said electrode pads, wherein width of each of said land portions is larger than that of each of said conductors, wherein said land portions, said conductors and said electrode pads are integrally formed with one another on said second surface, and wherein said bump electrodes are arranged on said land portions.

48. A semiconductor device according to claim 47, wherein said substrate is formed of a single layer structure that has conductors arranged only on said second surface of said substrate.

49. A semiconductor device according to claim 39, wherein a pitch of said electrodes pads in said first direction is greater than a pitch of said bonding pads in said first direction.

50. A semiconductor device according to claim 39, wherein said substrate has a periphery which protrudes outwardly from said first and second pairs of opposed edges of said semiconductor pellet, wherein said first surface of said periphery of said substrate and said semiconductor pellet are sealed with a resin sealing body, and wherein a rear surface of said semiconductor pellet opposite to said main surface is exposed from said resin sealing body.

51. A semiconductor device according to claim 50, wherein said bump electrodes are arranged on said second surface of said substrate that overlap with said semiconductor pellet in said plane view and on said second surface of substrate at said periphery.

52. A semiconductor device comprising:

(1) a semiconductor pellet of a quadrilateral shape having bonding pads formed in a main surface thereof, said semiconductor pellet having a first pair of opposed edges extending in a first direction and a second pair of opposed edges extending in a second direction which intersects said first direction, said bonding pads being arranged in said first direction to form a row of bonding pads;



(2) a substrate having a first surface, a second surface opposite to said first surface, electrode pads formed on said second surface and a slit passing through said substrate from said first surface to said second surface and extending in said first direction, said semiconductor pellet being disposed on said first surface of said substrate such that said main surface of said semiconductor pellet is faced to said first surface of said substrate and said row of bonding pads are arranged in said slit in a plane view, said electrode pads including first electrode pads arranged at one side of said slit and second electrode pads arranged at the other side of said slit in said second direction;

(3) an insulating layer of a low-elasticity resin formed between said substrate and said semiconductor chip to expose said row of bonding pads;

(4) conductors electrically connecting said electrode pads of said substrate with said bonding pads of said semiconductor pellet via said slit, said conductors including first conductors connected to said first electrode pads and second conductors connected to said second electrode pads;

(5) bump electrodes being disposed on said second surface of said substrate and being electrically connected to said electrode pads of said substrate, said bump electrodes including first bump electrodes electrically connected to said first electrode pads and arranged at said one side of said slit and second bump electrodes electrically connected to said second electrode pads and arranged at the other side of said slit, said first and second bump electrodes being arranged to

overlap with said semiconductor pellet in said plane view respectively; and

(6) a resin sealing body sealing said conductors and said main surface of said semiconductor pellet exposed from said slit.

53. A semiconductor device according to claim 52, wherein said row of bonding pads is disposed at a substantially central area between said first pair of opposed edges of said semiconductor pellet.

54. A semiconductor device according to claim 52, wherein said semiconductor pellet has a rectangular shape, and wherein said first pair of opposed edges are corresponding to a pair of longer edges and said second pair of opposed edges are corresponding to a pair of shorter edges.

55. A semiconductor device according to claim 52, wherein said slit is tapered so that opening on said second surface of substrate is greater than opening on said first surface of said substrate.

56. A semiconductor device according to claim 52, wherein said bump electrodes are formed of a Pb-Sn alloy.

57. A semiconductor device according to claim 52, wherein said substrate is formed of a glass fiber impregnated with epoxy resin.

58. A semiconductor device according to claim 52, wherein said bonding wires are formed of gold.

59. A semiconductor device according to claim 58, wherein said bonding wires are connected to said bonding pads and said electrode pads by a bonding method that utilizes ultrasonic vibration in combination with thermo-compression.

60. A semiconductor device according to claim 52, wherein said substrate has land portions and conductors formed between said land portions and said electrode pads, wherein width of each of said land portions is larger than that of each of said conductors, wherein said land portions, said conductors and said electrode pads are integrally formed with one another on said second surface, and wherein said bump electrodes are arranged on said land portions.

61. A semiconductor device according to claim 60, wherein said substrate is formed of a single layer structure that has conductors arranged only on said second surface of said substrate.

62. A semiconductor device according to claim 52, wherein a pitch of said electrodes pads in said first direction is greater than a pitch of said bonding pads in said first direction.

63. A semiconductor device according to claim 52, wherein said substrate has a periphery which protrudes outwardly from said first and second pairs of opposed edges of said semiconductor pellet, wherein said first surface of said periphery of said substrate and said semiconductor pellet are sealed with a resin sealing body, and wherein a rear surface of said semiconductor pellet opposite to said main surface is exposed from said resin sealing body.

64. A semiconductor device according to claim 63, wherein .said bump electrodes are arranged on said second surface of said substrate that overlap with said semiconductor pellet in said plane view and on said second surface of substrate at said periphery.

65. A semiconductor device according to claim 52, wherein said insulating layer is a selected one of either polyimide-, epoxy-, or silicon-base low-elasticity resin.

66. A semiconductor device comprising:

(1) a semiconductor pellet of a quadrilateral shape having bonding pads formed in a main surface thereof, said semiconductor pellet having a first pair of opposed edges extending in a first direction and a second pair of opposed edges extending in a second direction which intersects said first direction, said bonding pads being arranged in said first direction to form a row of bonding pads;

(2) a substrate having a first surface, a second surface opposite to said first surface, electrode pads formed on said second surface and a slit passing through said substrate from said first surface to said second surface and extending in said first-direction, said semiconductor pellet being disposed on said first surface of said substrate such that said main surface of said semiconductor pellet is faced to said first surface of said substrate and said row of bonding pads are arranged in said slit in a plane view, said electrode pads including first electrode pads arranged at one side of said slit and second electrode pads arranged at the other side of said slit in said second direction;

(3) an insulating layer of a low-elasticity resin formed between said substrate and said semiconductor chip to expose said row of bonding pads;

(4) conductors electrically connecting said electrode pads of said substrate with said bonding pads of said semiconductor pellet via said slit, said conductors including first conductors connected to said first electrode pads and second conductors connected to said second electrode pads;

(5) bump electrodes being disposed on said second surface of said substrate and being electrically connected to said electrode pads of said substrate, said bump electrodes including first bump electrodes electrically connected to said first electrode pads and arranged at said one side of said slit and second bump electrodes electrically connected to said second electrode pads and arranged at the other side of said slit, said first bump electrodes being arranged in said first

and second directions to form a matrix of bump electrodes, said second bump electrodes being arranged in said first and second directions to form a matrix of bump electrodes; and

(6) a resin sealing body sealing said conductors and said main surface of said semiconductor pellet exposed from said slit.

67. A semiconductor device according to claim 66, wherein said row of bonding pads is disposed at a substantially central area between said first pair of opposed edges of said semiconductor pellet.

68. A semiconductor device according to claim 66, wherein said semiconductor pellet has a rectangular shape, and wherein said first pair of opposed edges are corresponding to a pair of longer edges and said second pair of opposed edges are corresponding to a pair of shorter edges.

69. A semiconductor device according to claim 66, wherein said slit is tapered so that opening on said second surface of substrate is greater than opening on said first surface of said substrate.

70. A semiconductor device according to claim 66, wherein said bump electrodes are formed of a Pb-Sn alloy.

71. A semiconductor device according to claim 66, wherein said substrate is formed of a glass fiber impregnated with epoxy resin.

72. A semiconductor device according to claim 66, wherein said bonding wires are formed of gold.

73. A semiconductor device according to claim 72, wherein said bonding wires are connected to said bonding pads and said electrode pads by a bonding method that utilizes ultrasonic vibration in combination with thermo-compression.

74. A semiconductor device according to claim 66, wherein said substrate has land portions and conductors formed between said land portions and said electrode pads, wherein width of each of said land portions is larger than that of each of said conductors, wherein said land portions, said conductors and said electrode pads are integrally formed with one another on said second surface, and wherein said bump electrodes are arranged on said land portions.

75. A semiconductor device according to claim 74, wherein said substrate is formed of a single layer structure that has conductors arranged only on said second surface of said substrate.

76. A semiconductor device according to claim 66, wherein a pitch of said electrodes pads in said first direction is greater than a pitch of said bonding pads in said first direction.

77. A semiconductor device according to claim 66, wherein said substrate has a periphery which protrudes outwardly from said first and second pairs of opposed edges of said semiconductor pellet, wherein said first surface of said periphery of said substrate and said semiconductor pellet are sealed with a resin sealing body, and wherein a rear surface of said semiconductor pellet opposite to said main surface is exposed from said resin sealing body.

78. A semiconductor device according to claim 77, wherein said bump electrodes are arranged on said second surface of said substrate that overlap with said semiconductor pellet in said plane view and on said second surface of substrate at said periphery.

79. A semiconductor device according to claim 66, wherein said insulating layer is a selected one of either polyimide-, epoxy-, or silicon-base low-elasticity resin.

80. A semiconductor device comprising:

(1) a semiconductor pellet having bonding pads formed in a main surface thereof, said bonding pads including first



bonding pads for signals and second bonding pads for a power source;

(2) a substrate having a first surface, a second surface opposite to said first surface, electrode pads formed on said second surface and a slit passing through said substrate from said first surface to said second surface, said electrode pads including first electrode pads for signals and a second electrode pad for a power source, said semiconductor pellet being disposed on said first surface of said substrate such that said main surface of said semiconductor pellet is faced to said first surface of said substrate and said bonding pads are arranged in said slit in a plane view;

(3) an insulating layer of a low-elasticity resin formed between said substrate and said semiconductor chip to expose said bonding pads;

(4) conductors electrically connecting said electrode pads with said bonding pads of said semiconductor pellet via said slit, said conductors including first conductors connecting said first bonding pads with said first electrode pads for said signals respectively and second conductors connecting said second bonding pads with said second electrode pad for said power source;

(5) bump electrodes being disposed on said second surface of said substrate and being electrically connected to said electrode pads of said substrate, said bump electrodes including first bump electrodes electrically connected to said first electrode pads for said signals respectively and second

bump electrodes electrically connected to said second electrode pad for said power source; and

(6) a resin sealing body sealing said conductors and said main surface of said semiconductor pellet exposed from said slit, wherein an area of said second electrode pad for said power source is larger than that of each of said first electrode pads, and wherein said second bump electrodes are disposed on said second electrode pad for said power source and are in electrical common connection to said second electrode pad.

81. A semiconductor device according to claim 80, wherein said power source is either a reference voltage or an operating voltage.

82. A semiconductor device according to claim 80, wherein said insulating layer is a selected one of either polyimide-, epoxy-, or silicon-base low-elasticity resin.

83. A semiconductor device according to claim 80, wherein said bump electrodes are formed of a Pb-Sn alloy.

84. A semiconductor device according to claim 80, wherein said substrate is formed of a glass fiber impregnated with epoxy resin.

85. A semiconductor device according to claim 80, wherein each of said conductors is a bonding wire which is formed of gold.

86. A semiconductor device according to claim 26, wherein said semiconductor pellet includes a circuit system formed in said main surface thereof.

87. A semiconductor device according to claim 39, wherein said semiconductor pellet includes a circuit system formed in said main surface thereof.

88. A semiconductor device according to claim 52, wherein said semiconductor pellet includes a circuit system formed in said main surface thereof.

89. A semiconductor device according to claim 66, wherein said semiconductor pellet includes a circuit system formed in said main surface thereof.

90. A semiconductor device according to claim 80, wherein said semiconductor pellet includes a circuit system formed in said main surface thereof.

[57]

#### ABSTRACT

A semiconductor device comprising a semiconductor pellet mounted on a pellet mounting area of the main surface of a base substrate, in which first electrode pads arranged on the back of the base substrate are electrically connected to bonding pads arranged on the main surface of the semiconductor pellet. The base substrate is formed of a rigid substrate, and its first electrode pads are electrically connected to the second electrode pads arranged on its reverse side. The semiconductor pellet is mounted on the pellet mounting area of the main surface of the base substrate, with its main surface downward, and its bonding pads are connected electrically with the second electrode pads of the base substrate through bonding wires passing through slits formed in the base substrate.

FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5






FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 10




FIG. 11




FIG. 12




FIG. 13




FIG. 14




FIG. 15






FIG. 16

